

FIG. 1




FIG. 2





FIG. 3






FIG. 5




FIG. 6

		Address	Mnemonic	Instruction execution contents	Update resource
Instruction group 1	Instruction 1	0x8000	sub R0,R1	R0=R0 - R1	R0
	Instruction 2	0x8002	add R2,1	R2=R2 + 1	R2
	Instruction 3	0x8004	ld R3,(R4+)	R3=mem(R4),R4=R4+4	R3,R4
Instruction group 2	Instruction 4	0x8006	st (R4+),R2	mem(R4)=R2,R4=R4+4	mem(R4),R4
	Instruction 5	0x8008	or R5,R6	R5=R5   R6	R5

FIG. 7

Cycle	Update resource
N+1	R0,R2,R3,R4
N+2	<None>
N+3	mem(R4),R4,R5

FIG. 8

		Address	Mnemonic	Instruction execution contents
Simultaneous execution	Instruction 6	0x9000	cmp F0,R0,R1	F0=1 when R0 equals to R1, F0=0 when R0 does not equal to R1,
	Instruction 7	0x9002	[F0] add R2,1	R2=R2+1 when F0 is 1 Nothing is performed when F0 is not 1
	Instruction 8	0x9004	add R3,1	R3=R3+1



FIG. 9

			Address	Mnemonic	Instruction execution contents
Simultaneous execution!	Instruction 12		0xB000	mov R0,1	R0=1
	Instruction 13		0xB002	ld R1,(R2+)	R1=mem(R2),R2=R2+4
	Instruction 14		0xB004	mov R1,3	R1=3

FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16






FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22

		PC	Mnemonic	Simulation result {R0,R1,R2,R3,F0}	Display result {R0,R1,R2,R3,F0}	Stop
Instruction group 1	Instruction 6	0x9000	cmp F0,R0,R1	[1,0,0,0,0]	[1,0,0,0,1]	○
	Instruction 7	0x9002	[F0] add R2,1	[1,0,0,0,0]	[1,0,0,0,0]	×
Instruction group 2	Instruction 8	0x9004	add R3,1	[1,0,0,1,0]	[1,0,0,0,0]	○

FIG. 23

		PC	Mnemonic	Display result {R0,R1,R2,R3,R4,R5,R6}	Stop
Instruction group 1	Instruction 1	0x8000	sub R0,R1	[10,5,0,0,0,1,2]	○
	Instruction 2	0x8002	add R2,1	[5,5,0,0,0,1,2]	○
	Instruction 3	0x8004	ld R3,(R4+)	[5,5,1,0,0,1,2]	○
Instruction group 2	Instruction 4	0x8006	st (R4+),R2	[5,5,1,100,4,1,2]	○
	Instruction 5	0x8008	or R5,R6	[5,5,1,100,8,1,2]	○

FIG. 24

			PC	Mnemonic	Display result {R0,R1,R2}	Stop
Instruction group 5	Instruction 12		0xB000	mov R0,1	[0,0,0]	<input type="radio"/>
	Instruction 13		0xB002	ld R1,(R2+)	[1,0,0]	<input type="radio"/>
	Instruction 14		0xB004	mov R1,3	[1,200,4]	<input type="radio"/>
First register file [R0,R1,R2]		Second register file [R0,R1,R2]		Third register file [R0,R1,R2]	Fourth register file [R0,R1,R2]	Memory access data
{1,3,4}		{0,0,0}		{1,0,0}	{1,0,4}	{200}



FIG. 25

Instruction group 1	Instruction 6	PC	Mnemonic	Simulation result {R0,R1,R2,R3,F0}	Display result {R0,R1,R2,R3,F0}	Stop
Instruction group 1	Instruction 6	0x9000	cmp F0, R0, R1	[1,0,0,0,0]	[1,0,0,0,0]	○
	Instruction 7	0x9002	[F0] add R2, 1	[1,0,0,0,0]	[1,0,0,0,0]	○
Instruction group 2	Instruction 8	0x9004	add R3, 1	[1,0,0,1,0]	[1,0,0,1,0]	○

FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33

